We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual
Translate name
STANDARD published on 11.10.2023
Designation standards: IEC 62530-2-ed.2.0
Publication date standards: 11.10.2023
SKU: NS-1155966
The number of pages: 457
Approximate weight : 1402 g (3.09 lbs)
Country: International technical standard
Category: Technical standards IEC
Industrial automation systems in generalLanguages used in information technology
IEC 62530-2:2023 establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™.1. This is an IEC/IEEE dual logo standard.
Do you want to make sure you use only the valid technical standards?
We can offer you a solution which will provide you a monthly overview concerning the updating of standards which you use.
Would you like to know more? Look at this page.
Latest update: 2024-09-27 (Number of items: 2 350 600)
© Copyright 2024 NORMSERVIS s.r.o.