Standard IEC 63011-1-ed.1.0 28.11.2018 preview

IEC 63011-1-ed.1.0

Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

Translate name

STANDARD published on 28.11.2018


Language
Format
AvailabilityIN STOCK
Price107.30 USD excl. VAT
107.30 USD

The information about the standard:

Designation standards: IEC 63011-1-ed.1.0
Publication date standards: 28.11.2018
SKU: NS-906033
The number of pages: 24
Approximate weight : 72 g (0.16 lbs)
Country: International technical standard
Category: Technical standards IEC

The category - similar standards:

Integrated circuits. Microelectronics

Annotation of standard text IEC 63011-1-ed.1.0 :

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided. LIEC 63011-1:2018 donne des definitions relatives aux circuits integres multipuces constitues de puces empilees verticalement a laide de trous de liaison a travers le silicium ou de microbosses. Des termes et definitions relatifs a la fabrication et aux essais des circuits integres multipuces sont egalement fournis.

We recommend:

Technical standards updating

Do you want to make sure you use only the valid technical standards?
We can offer you a solution which will provide you a monthly overview concerning the updating of standards which you use.

Would you like to know more? Look at this page.




Cookies Cookies

We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.

You can refuse consent here.

Here you can customize your cookie settings according to your preferences.

We need your consent to use the individual data so that you can see information about your interests, among other things.