We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits
Translate name
STANDARD published on 13.3.2020
Designation standards: IEEE 1838-2019
Publication date standards: 13.3.2020
SKU: NS-988463
The number of pages: 99
Approximate weight : 328 g (0.72 lbs)
Country: International technical standard
Category: Technical standards IEEE
New IEEE Standard - Active.
IEEE Std 1838 is a die-centric standard; it applies to a die that is intended to be part of a multi-die stack. This standard defines die-level features that, when compliant dies are brought together in a stack, comprise a stack-level architecture that enables transportation of control and data signals for the test of (1) intra-die circuitry and (2) inter-die interconnects in both (a) pre-stacking and (b) post-stacking situations, the latter for both partial and complete stacks in both pre-packaging, post-packaging, and board-level situations. The primary focus of inter-die interconnect technology addressed by this standard is through-silicon vias (TSVs); however, this does not preclude its use with other interconnect technologies such as wire-bonding
ISBN: 978-1-5044-6343-0, 978-1-5044-6344-7
Number of Pages: 99
Product Code: STD23997, STDPD23997
Keywords: 3D test access, flexible parallel port, FPP, IEEE 1838, multi-tower stack, primary test access port, scan, secondary test access port, test, through-silicon via, TSV
Category: Measurement Instruments and Techniques|Test Technology
Do you want to be sure about the validity of used regulations?
We offer you a solution so that you could use valid and updated legislative regulations.
Would you like to get more information? Look at this page.
Latest update: 2024-07-29 (Number of items: 2 339 192)
© Copyright 2024 NORMSERVIS s.r.o.