Cookies
We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
IEEE/IEC 61523-4-2015
IEEE/IEC International Standard - Design and Verification of Low-Power Integrated Circuits
STANDARD published on 24.3.2015
The information about the standard:
Designation standards: IEEE/IEC 61523-4-2015
Publication date standards: 24.3.2015
SKU: NS-583494
The number of pages: 351
Approximate weight : 1084 g (2.39 lbs)
Country: International technical standard
Category: Technical standards IEEE
Annotation of standard text IEEE/IEC 61523-4-2015 :
Adoption Standard - Active.
A method is provided for specifying power intent for an electronic design, for use in
verification of the structure and behavior of the design in the context of a given power management
architecture, and for driving implementation of that power management architecture. The method
supports incremental refinement of power intent specifications required for IP-based design flows.
ISBN: 978-2-8322-2266-9, 978-0-7381-9613-8
Number of Pages: 351
Product Code: STD20159, STDPD20159
Keywords: corruption semantics, IEEE 1801™, interface specification, IP reuse, isolation, level shifting, power-aware design, power domains, power intent, power modes, power states, progressive design refinement, retention, retention strategies, IEC 61523-4
Category: Design Automation
We recommend:
Updating of laws
Do you want to be sure about the validity of used regulations?
We offer you a solution so that you could use valid and updated legislative regulations.
Would you like to get more information? Look at this page.
